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Abstract In this paper, we proposed a novel RESURFed 
double channels LIGBT which can achieve high breakdown 
voltage. The proposed structure, incorporating trench gate 
and planar gate, can significantly improve the capacity for 
handling high current and conductance modulation. P-top 
layer and deep n-drift/p-sub junction have been adopted, 
which results in a 745V breakdown voltage with the drift 
length of 44 m only. Reduction in drift length can not only 
reduce on-resistance but also raise current density. 
Simulation results demonstrate that the forward voltage 
drop can lower by 12% relative to the conventional one 
while breakdown voltage can increase by 18%.
Keywords Power semiconductor device, IGBT, High 
voltage IC’s, IPM.  
.  INTRODUCTION
Because of the development of the reduced surface 
field principle [1], lateral power semiconductor device 
has attracted much attention as high-voltage output 
device in power ICs module. As one of application of 
RESURF technology, the LIGBT has been explored 
extensively due to its high performance. Many 
approaches such as multi-channels concept [2] and the 
variation in lateral doping (VLD) technique [3] have 
been applied to improving characteristics of LIGBT. 
Multi-channels enable the reduction in the forward 
voltage drop due to the additional channel. The 
MC-IGBT with three cathodes cell can achieve more 
than 50% area reduction relative to SC-IGBT [3]. 
Trench-gate injection enhances lateral IECT on SOI, 
which conducts a drain current twice as large as that of 
the conventional LIGBT under forward drop of 3V [2]. 
VLD structure yields BV higher than that of the 
conventional at a given drift region length about 14% 
[4-5]. In this paper, a new lateral IGBT structure 
incorporating a deep n-drift/p-sub junction, a p-top layer 
and double channels is put forward. Introduction of 
trench gate and planar gate has decreased forward 
voltage drop and adoption of deep n-drift/p-sub junction 
together with p-top layer can raise breakdown voltage 
obviously. The proposed structure with the drift length of 
44 m only can reach 745V of breakdown voltage, 
which increases 18% compared with conventional 
LIGBT. Because of electron injection of double channels 
and strong conductivity modulation, significant forward 
voltage drop reduction and high current carrying 
capability are obtained. The forward voltage drop at 
100A/cm2 was 1.86V when Vg is 8V and it is reduced 
12% relative to the conventional. This paper is arranged 
as follows, the proposed structure along with the 
conventional are reported as well as its fabrication 
processes. Operation principle is presented from aspects 
of on state and reverse biased case. Detailed simulation 
results on output and breakdown characteristics 
comparing with the conventional LIGBT prove the 
validity of such structure. Dependence of BV varied with 
p-top length, p-top dose and sub/drift junction depth will 
be discussed lastly. 
. DEVICE STRUCTURE 
Fig.1 illustrates the conventional LIGBT and proposed 
structure in this paper. In order to assure their 
comparability, double channels and deep n-drift/p-sub 
junctions are made in both of them. Furthermore, the 
spacing of cathode cells is optimized in the conventional 
and other parameters are the same as the proposed. The 
new structure introduces a p-top layer and a trench gate 
extending into bulk but far shallower than P+ isolation. 
The new approach makes use of junction isolation 
technology and RESURF principle under blocking 
conditions to yield a compact device. A vertical channel 
is formed in the N-drift region on the left side of gate. 
Although the use of trench gate leads to additional 
processing complexities, but it maintains the current 
capability of device after eliminating the wide Lsp which 
is the distance between two cathodes cell in MC-IGBT 
[6]. The trench gate not only can reduce layout area, but 
also remove the JFET effect existing in the pinch-off 
region [6]. The p-top layer locates underneath poly field 
plate nearby p-base and its parameters have been 
optimized. The P-base contacts emitter electrode through 
the p+ region which is sandwiched between n+ cathodes 
and served as a collector of holes coming from anode. 
Fortunately, the p+ region can be finished together with 
p+ anode and will not add extra manufacturing cost. Of 
course, this part can be removed at the cost of increasing 
on-resistance slightly. Related doping and dimensions 
parameters are showed in fig.1 (a). Above fabrications 
are accomplished in the epitaxial layer deposited on p 
substrate. It is well known that the depth of p+isolation 
junction more than 10 m in conventional structure is 
very difficult. Therefore, Implantation and diffusion have 
been carried out at the substrate before epitaxy growth of 
n-drift region material just as buried layer of bipolar 
97
978-1-4244-1742-1/08/$25.00 c© 2008 IEEE
(a) 
(b) 
Fig.1 (a) cross section of proposed lateral IGBT and its components   (b) cross section of conventional structure
Technology. By this means, deep drift-sub junction and 
junction isolation which connects p-substrate with 
cathode by boron heavy implantation were both realized. 
The drift region and substrate is optimized to fulfill the 
RESURF condition. 
 OPERATION PRINCIPLES 
It is seen from figure.1 that the proposed structure 
contains two MOS transistors and two BJTs (P+anode/p- 
sub and P+anode/N-drift/P-base). When gate voltage Vg 
increase to threshold voltage, electrons begin to inject 
into n-drift and the channel from drift region to ground is 
turned on. Followed the electron injection, the voltage 
drop of p+-anode/n-drift junction increase quickly so that 
it turns on the vertical PNP simultaneously. It is observed 
that the vertical p-n-p transistor is driven into saturation. 
Because of conductivity modulation, holes from anode 
can move easily in drift region. Combination takes place 
there between partial holes and partial electrons and the 
rest of injected electrons flow into anode. The voltage 
drop of MOS component ensures the p-base/n-drift 
junction to be reversed lightly. The holes were drawn to 
p-base and flow underneath of n+ emitter, and at last 
were collected by sandwiched p+ region. A significant 
number of holes flow towards the p-sub due to holes 
injection and a little smaller of base width, which make 
conductivity modulation take place in this region. 
Current handling capability of device is enhanced due to 
existence of another channel. Multi-channels strengthen 
modulation effect in drift region and substrate, resulting 
in reducing on-state resistance. After removing the Vg, 
MOS channels were closed and potential of drift region 
rise to the bus voltage accordingly. Influenced by the 
RESURF technique, both n-drift/p-sub junction and 
p-base/n-drift junction reverse to support bias voltage. As 
long as device drift region have enough length, 
maximum breakdown voltage of device is chiefly 
decided by the depth of n-drift/p-sub junction and its 
bilateral dopant concentration. Deeper junction can make 
the avalanche take place in the junction depletion region, 
and keep the strong electrical field peak to locate in this 
region. With decreasing of depth of n-drift/p-sub junction, 
the epitaxy layer is fully depleted. Moreover, due to the 
curvature effect of n-buffer layer, electrical field in crook 
is stronger than that of any other region. As a result, 
device could be failure before avalanche breakdown 
happen at the n-drift/p-sub junction. For given short 
distance drift, the factors such as p-base/n-drift junction 
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And the curvature of poly gate terminal can obviously 
influence BV. Since p-base and n-drift are both medium 
doping, p-base/n-drift junction is prone to breakdown 
compared with n-drift/p-sub junction. However, for the 
thin gate oxide and the curvature effect, the voltage drop 
between silicon and poly can bring strong electrical field 
and produce breakdown at the silicon side before other 
junction failing. For avoiding the breakdown occurs in 
silicon beneath the place of gate swerving, the p-top is 
utilized to prevent this kind of failure by the floating p-n 
space depletion region. 
 SIMULATION RESULTS AND DISCUSSION  
To demonstrate the benefits of the proposed structure 
relative to conventional and analyze its on-state and 
breakdown performance, numerical simulation was 
performed in two structures respectively using 
two-dimension technology Simulator ATHENA and 
device simulator ATLAS [7-8]. The parameters of 
simulated structure have been shown in fig.1. The 
simulated output current-voltage (I-V) is shown in Fig.2. 
Comparison has been operated on the basis that they 
have the same threshold voltage and equal Vg are used. 
So, the output characteristics curve can indicate on-state 
resistance factually. It can be seen from fig.2 (a) that the 
dynamic on-resistance of proposed structure is obviously 
lower than the conventional, which is attributed to the 
effect of the combination of trench channel and planar 
channel. Given the collector current density of 100A/cm2,
forward voltage of the proposed structure and the 
conventional will be 1.86V and 2.13V respectively under 
8V of the gate bias. The on-set voltages are 
approximately 1V. Compared with planar channel in 
conventional structure, the advantage of vertical channel 
in electron injection makes conductivity modulation 
efficient in drift region and p-substrate and contributes to 
the drop of forward voltage lastly. We also find the 
tendency of saturation line current density between them 
in fig.2 (b) and it shows that the conventional will have 
worse short circuit capacity. Such less output resistance 
in conventional IGBT is due to a shortening of the 
channel due to an increase in the collector voltage. 
However, shortening of vertical channel in the proposed 
structure is not obviously relative to the former. For the 
case that trench extends into substrate and the case not, 
simulation results show that the former voltage drop is 
lower and the vertical channel injects electron into 
substrate to enhance conductivity modulation. Detailed 
data can be seen in fig.3. Moreover, trench gate 
extending into substrate would not increase the substrate 
leakage current which is 0.268A/cm2 in the proposed 
device when the current density is 100A/cm2, compared 
the conventional one of 0.302A/cm2. In order to find out 
the benefit of the p-top Layer and deep drift/sub 
junction’s introduction, the comparison of BV between 
the conventional and the proposed LIGBT has been 
carried out. The proposed structure makes BV reach 
745V on the condition of drift length less than 44 m                                     
(a) 
(b) 
Fig.2 forward conduction characteristics of the proposed IGBT and 
conventional one (a) I-V characteristics at Vg=8V, (b) saturation line 
current density of both structures 
                   (a) 
Fig.3. comparison of forward voltage drop for the case trench extend 
into bulk and not into bulk at Vg=8V 
While the LIGBT only 630V as shown in the Fig.4. It is 
noted that the BV of proposed structure is higher than 
that of device made by VLD technique [5]. Considerable 
difference of BV attribute to conjunct effect of p-top and 
deep drift/sub junction. When the n-drift/p-sub junction 
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is reverse biased, electrical field lines start from n-drift 
region and stop at sub or p-base. The potential begins to 
decrease away from the p+ anode, then becomes zero 
inside p-base and deeper substrate which is about far 
away from surface 70 m. Even though p-base/n-drift 
junction also shares partial reverse bias voltage, the 
possibility to breakdown is still small. On the contrary, 
thin gate oxide and curvature effect can easily lead to 
breakdown at silicon surface underneath the corner of 
poly prematurely. Structure optimization is the process 
that we balance the distribution of electrical field in all 
drift regions to fully make use of the space. The ideal 
case is that the electrical field gets the maximum of 
silicon material simultaneously in region where 
breakdown is prone to take place. P-top layer and deep 
n-drift/p-sub junction are efficient measures to realize the 
better electrical field profile. If the p-top layer of 
structure is depleted, the poly field plate could not stop 
breakdown efficiently. Influenced by the deep junction, 
donor in drift region can’t be depleted fully. So larger 
voltage drop will located in gate oxide and it is much 
more possible to result in breakdown at silicon side of 
MOS structure. Surface electrical field distribution in 
above case is displayed as the line 2 in fig.5. Given the 
existence of p-top, the electrical field line come from the 
ionization donors of n-drift can be absorbed by acceptor 
of p-top. If p-top layer is heavily doped, the electrical 
field will attenuate quickly as go towards the emitter 
along the p-top, and it leads to a long distance that can 
not support reversed bias. Above properties is shown by 
the line3 of fig.5. On the contrary, p-top will lose its 
function when its doping level approaches that of drift 
region just like the line4 in fig.5. In that case, it is 
possible that high voltage drop will be located at 
p-base/n-drift junction or gate oxide. Local avalanche for 
strong electrical field will take place in device while 
other region still far away from breakdown. The ideal 
surface electrical profile resemble line1 of fig.5, which 
make sure the electrical field reach silicon limitation in 
any parts of drift region. Fig.5 also shows that electrical 
field profile of the proposed structure is closer to the 
ideal one than others. Fig.6 shows the surface electrical 
field profile of proposed structure as well as the 
conventional. It is indicated that the former is more 
efficient to balance electrical field distribution. Further 
simulation has been performed to find the dependence of 
BV with the varied p-top dose on the condition that p-top 
length was fixed at 10 m. From the fig.7 (a), we can 
note that breakdown voltage will reach the maximum on 
the condition of 9e11/cm2 of the p-top dose, and BV is 
lightly decreased once the p-top dose is more than 
1e12/cm2. On the other hand, BV decreases quickly with 
the decreasing of p-top dose. Fig.7(b) illustrates the 
dependence of BV on p-top length by keeping p-top dose 
at 9e11/cm2. Once the length is 10 m, BV arrives at its 
maximum. A short p-top introduces breakdown at the 
silicon surface underneath the poly field plate while 
breakdown takes place at the anode side for curvature 
Fig.4 Comparison of BV between the proposed structure and the 
conventional 
Fig.5 Surface electrical field profile of all kinds of case in the proposed 
structure 
Fig6. Surface electrical field along the surface for two structures at 
breakdown condition    
                           
Effect given usage of long p-top layer. The simulated 
results also show that n-drift/p-sub junction depth plays 
an important role in the proposed structure. It seen from 
Fig.8 that BV increases as the depth of junction increases. 
But Shallow junction makes depletion region stretch to 
surface quickly and leads to breakdown in the curvature 
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Region. The simulated results also indicate that it is 
important to optimize the concentration of substrate and 
drift region. Highly doped drift region is preferable in 
forward voltage drop, but it will lead to breakdown 
prematurely at poly gate side on the reverse condition. 
Some cares must be taken to avoid drift region be doped 
too lightly, because it leads to higher on-resistance and 
breakdown nearby p+anode without sufficient donor 
ionization charge. Another curve in Fig.8 verifies the 
conclusion that high concentration of substrate can 
reduce the BV significantly. 
(a) Variation of the BV with respect to p-top dose
                 (b) 
Fig.7. (b) BV with respect to p-top length 
. CONCLUSION 
Double channels are used to enhance conductivity 
modulation and to reduce on-state resistance in the 
proposed structure. Forward potential drop at 100A/cm2
has decreased by 12%. With the technique of combining 
the p-top layer and deep n-drift/p-sub junction, the 
proposed structure can support BV more than 745V 
when the drift region length is less than 44 m. 
Compared with conventional LIGBT, the BV has 
increased 18%. The analysis result of surface electrical 
field profiles in typical cases is given out. At last, the 
dependence of BV against the p-top length and dose has 
been discussed in detail. 
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